Integrated circuit and manufacturing method thereof

ABSTRACT

An integrated circuit includes first and second semiconductor fins, first and second epitaxy structures, and first and second dielectric fin sidewall structures. The first and second epitaxy structures are respectively on the first and second semiconductor fins. The first epitaxy structure and the second epitaxy structure are merged together. The first and second dielectric fin sidewall structures are respectively on opposite first and second sidewalls of the first epitaxy structure. The first sidewall of the first epitaxy structure faces the second epitaxy structure. The first dielectric fin sidewall structure is shorter than the second dielectric fin sidewall structure.

PRIORITY CLAIM AND CROSS-REFERENCE

This application is a Continuation Application of U.S. application Ser. No. 14/875,504, filed Oct. 5, 2015, which is herein incorporated by reference.

BACKGROUND

As the semiconductor industry has progressed into nanometer technology process nodes in pursuit of higher device density, higher performance, and lower costs, challenges from both fabrication and design issues have resulted in the development of three dimensional designs, such as a fin-like field effect transistor (FinFET). A FinFET includes an extended semiconductor fin that is elevated above a substrate in a direction normal to the plane of the substrate. The channel of the FET is formed in this vertical fin. A gate is provided over (e.g., wrapping) the fin. The FinFETs further can reduce the short channel effect.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a circuit diagram of a six transistor (6T) SRAM cell.

FIGS. 2A to 6A are top views of a method for manufacturing an integrated circuit at various stages in accordance with some embodiments of the present disclosure.

FIGS. 2B to 6B are perspective views of area B of FIGS. 2A to 6A.

FIG. 4C is a cross-sectional view taken along line C-C of FIG. 4A.

FIG. 6C is a cross-sectional view taken along line C-C of FIG. 6A.

FIG. 7 is a graph representing the relationships of widths of an epitaxy structure vs. heights of a dielectric fin sidewall structure.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

The present disclosure will be described with respect to embodiments, a static random-access memory (SRAM) formed of fin field effect transistors (FinFETs). The embodiments of the disclosure may also be applied, however, to a variety of integrated circuits. Various embodiments will be explained in detail with reference to the accompanying drawings.

Static random-access memory (SRAM) is a type of volatile semiconductor memory that uses bistable latching circuitry to store each bit. Each bit in an SRAM is stored on four transistors (PU-1, PU-2, PD-1, and PD-2) that form two cross-coupled inverters. This SRAM cell has two stable states which are used to denote 0 and 1. Two additional access transistors (PG-1 and PG-2) serve to control the access to a storage cell during read and write operations.

FIG. 1 is a circuit diagram of a six transistor (6T) SRAM cell. The SRAM cell 100 includes a first inverter 102 formed by a pull-up transistor PU-1 and a pull-down transistor PD-1. The SRAM cell 100 further includes a second inverter 104 formed by a pull-up transistor PU-2 and a pull-down transistor PD-2. Furthermore, both the first inverter 102 and second inverter 104 are coupled between a voltage bus Vdd and a ground potential Vss. In some embodiments, the pull-up transistor PU-1 and PU-2 can be p-type metal oxide semiconductor (PMOS) transistors while the pull-down transistors PD-1 and PD-2 can be n-type metal oxide semiconductor (NMOS) transistors, and the claimed scope of the present disclosure is not limited in this respect.

In FIG. 1, the first inverter 102 and the second inverter 104 are cross-coupled. That is, the first inverter 102 has an input connected to the output of the second inverter 104. Likewise, the second inverter 104 has an input connected to the output of the first inverter 102. The output of the first inverter 102 is referred to as a storage node 103. Likewise, the output of the second inverter 104 is referred to as a storage node 105. In a normal operating mode, the storage node 103 is in the opposite logic state as the storage node 105. By employing the two cross-coupled inverters, the SRAM cell 100 can hold the data using a latched structure so that the stored data will not be lost without applying a refresh cycle as long as power is supplied through the voltage bus Vdd.

In an SRAM device using the 6T SRAM cells, the cells are arranged in rows and columns. The columns of the SRAM array are formed by a bit line pairs, namely a first bit line BL and a second bit line BLB. The cells of the SRAM device are disposed between the respective bit line pairs. As shown in FIG. 1, the SRAM cell 100 is placed between the bit line BL and the bit line BLB.

In FIG. 1, the SRAM cell 100 further includes a first pass-gate transistor PG-1 connected between the bit line BL and the output of the first inverter 102. The SRAM cell 100 further includes a second pass-gate transistor PG-2 connected between the bit line BLB and the output of the second inverter 104. The gates of the first pass-gate transistor PG-1 and the second pass-gate transistor PG-2 are connected to a word line WL, which connects SRAM cells in a row of the SRAM array.

In operation, if the pass-gate transistors PG-1 and PG-2 are inactive, the SRAM cell 100 will maintain the complementary values at storage nodes 103 and 105 indefinitely as long as power is provided through the voltage bus Vdd. This is so because each inverter of the pair of cross coupled inverters drives the input of the other, thereby maintaining the voltages at the storage nodes. This situation will remain stable until the power is removed from the SRAM, or, a write cycle is performed changing the stored data at the storage nodes.

In the circuit diagram of FIG. 1, the pull-up transistors PU-1, PU-2 are p-type transistors. The pull-down transistors PD-1, PD-2, and the pass-gate transistors PG-1, PG-2 are n-type transistors. According to various embodiments, the pull-up transistors PU-1, PU-2, the pull-down transistors PD-1, PD-2, and the pass-gate transistors PG-1, PG-2 can be implemented by FinFETs.

The structure of the SRAM cell 100 in FIG. 1 is described in the context of the 6T-SRAM. One of ordinary skill in the art, however, should understand that features of the various embodiments described herein may be used for forming other types of devices, such as an 8T-SRAM device, or memory devices other than SRAMs. Furthermore, embodiments of the present disclosure may be used as stand-alone memory devices, memory devices integrated with other integrated circuitry, or the like. Accordingly, the embodiments discussed herein are illustrative of ways to make and use the disclosure, and do not limit the scope of the disclosure.

FIGS. 2A to 6A are top views of a method for manufacturing an integrated circuit at various stages in accordance with some embodiments of the present disclosure, and FIGS. 2B to 6B are perspective views of area B of FIGS. 2A to 6A. In FIGS. 2A to 6A, the integrated circuit is an SRAM device including four memory cells 200 a, 200 b, 200 c, and 200 d. In some other embodiments, however, the number of the memory cells 200 a, 200 b, 200 c, and 200 d in the SRAM device is not limited in this respect. Reference is made to FIGS. 2A and 2B. A substrate 210 is provided. In some embodiments, the substrate 210 may be a semiconductor material and may include known structures including a graded layer or a buried oxide, for example. In some embodiments, the substrate 210 includes bulk silicon that may be undoped or doped (e.g., p-type, n-type, or a combination thereof). Other materials that are suitable for semiconductor device formation may be used. Other materials, such as germanium, quartz, sapphire, and glass could alternatively be used for the substrate 210. Alternatively, the silicon substrate 210 may be an active layer of a semiconductor-on-insulator (SOI) substrate or a multi-layered structure such as a silicon-germanium layer formed on a bulk silicon layer.

A plurality of first well regions 212 and a plurality of second well regions 216 are formed in the substrate 210. One of the second well regions 216 is formed between two of the first well regions 212. In some embodiments, the first well region 212 is a p-well region, and the second well region 216 is an n-well region, and the claimed scope is not limited in this respect. In some embodiments, the first well regions 212 are implanted with P dopant material, such as boron ions, and the second well regions 216 are implanted with N dopant material such as arsenic ions. During the implantation of the first well regions 212, the second well regions 216 are covered with masks (such as photoresist), and during implantation of the second well regions 216, the first well regions 212 are covered with masks (such as photoresist).

A plurality of semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 are formed on the substrate 210. In greater detail, the semiconductor fins 222 a, 222 b, 226 a and 226 b are formed on the first well regions 212, and the semiconductor fins 224 and 228 are formed on the second well regions 216. In some embodiments, the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 include silicon. It is note that the number of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 in FIG. 2A is illustrative, and should not limit the claimed scope of the present disclosure. A person having ordinary skill in the art may select suitable number for the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 according to actual situations. For example, in FIG. 2A, the number of the semiconductor fins (i.e., 222 a and 222 b) are two, so as the semiconductor fins (i.e., 226 a and 226 b). However, in some other embodiments, the numbers of the semiconductor fins in the first well regions 212 can be respectively greater than two.

In FIG. 2A, a first distance D1 between the semiconductor fins 222 a and 222 b (or 226 a and 226 b) is shorter than a second distance D2 between the semiconductor fins 222 a and 224 (or 226 a and 228). That is, the semiconductor fins 222 a, 222 b, 226 a, 226 b on the first well regions 212 are denser than the semiconductor fins 224 and 228 on the second well region 216.

The semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 may be formed, for example, by patterning and etching the substrate 210 using photolithography techniques. In some embodiments, a layer of photoresist material (not shown) is deposited over the substrate 210. The layer of photoresist material is irradiated (exposed) in accordance with a desired pattern (the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 in this case) and developed to remove a portion of the photoresist material. The remaining photoresist material protects the underlying material from subsequent processing steps, such as etching. It should be noted that other masks, such as an oxide or silicon nitride mask, may also be used in the etching process.

Reference is made to FIGS. 3A and 3B. A portion of the semiconductor fins 224 and 228 are removed. For example, a photomask (not shown) containing patterns for both the semiconductor fins 224 and 228 are used to protect portions of the semiconductor fins 224 and 228 to be kept. Exposed portions of both the semiconductor fins 224 and 228 are then etched at the same time.

Subsequently, a plurality of isolation structures 230 are formed on the substrate 210. The isolation structures 230, which act as a shallow trench isolation (STI) around the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228, may be formed by chemical vapor deposition (CVD) techniques using tetra-ethyl-ortho-silicate (TEOS) and oxygen as a precursor. In some other embodiments, the isolation structures 230 may be formed by implanting ions, such as oxygen, nitrogen, carbon, or the like, into the substrate 210. In yet some other embodiments, the isolation structures 230 are insulator layers of a SOI wafer.

Reference is made to FIGS. 4A and 4B. A plurality of gate stacks 242, 244, 246, and 248 are formed on portions of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 and expose another portions of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. In greater detail, the gate stack 242 is formed on portions of the semiconductor fins 222 a, 222 b and 224, and further on a portion of the semiconductor fin 228 in some embodiments; the gate stack 244 is formed on portions of the semiconductor fins 226 a, 226 b, and 228, and further on a portion of the semiconductor fin 224 in some embodiments; the gate stack 246 is formed on portions of the semiconductor fins 222 a and 222 b, and the gate stack 248 is formed on portions of the semiconductor fins 226 a and 226 b.

As shown in FIG. 4B, at least one of the gate stacks 242, 244, 246, and 248 includes a gate insulator layer 240 a and a gate electrode layer 240 b. The gate insulator layer 240 a is disposed between the gate electrode layer 240 b and the substrate 210, and is formed on the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. The gate insulator layer 240 a, which prevents electron depletion, may include, for example, a high-k dielectric material such as metal oxides, metal nitrides, metal silicates, transition metal-oxides, transition metal-nitrides, transition metal-silicates, oxynitrides of metals, metal aluminates, zirconium silicate, zirconium aluminate, or combinations thereof. Some embodiments may include hafnium oxide (HfO₂), hafnium silicon oxide (HfSiO), hafnium silicon oxynitride (HfSiON), hafnium tantalum oxide (HfTaO), hafnium titanium oxide (HfTiO), hafnium zirconium oxide (HfZrO), lanthanum oxide (LaO), zirconium oxide (ZrO), titanium oxide (TiO), tantalum oxide (Ta₂O₅), yttrium oxide (Y₂O₃), strontium titanium oxide (SrTiO₃, STO), barium titanium oxide (BaTiO₃, BTO), barium zirconium oxide (BaZrO), hafnium lanthanum oxide (HfLaO), lanthanum silicon oxide (LaSiO), aluminum silicon oxide (AlSiO), aluminum oxide (Al₂O₃), silicon nitride (Si₃N₄), oxynitrides (SiON), and combinations thereof. The gate insulator layer 240 a may have a multilayer structure such as one layer of silicon oxide (e.g., interfacial layer) and another layer of high-k material.

The gate insulator layer 240 b may be formed using chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), thermal oxide, ozone oxidation, other suitable processes, or combinations thereof. The gate electrode layers 240 b are formed over the substrate 210 to cover the gate insulator layers 240 a and the portions of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. In some embodiments, the gate electrode layer 240 b includes a semiconductor material such as polysilicon, amorphous silicon, or the like. The gate electrode layer 240 b may be deposited doped or undoped. For example, in some embodiments, the gate electrode layer 240 b includes polysilicon deposited undoped by low-pressure chemical vapor deposition (LPCVD). The polysilicon may also be deposited, for example, by furnace deposition of an in-situ doped polysilicon. Alternatively, the gate electrode layer 240 b may include a polysilicon metal alloy or a metal gate including metals such as tungsten (W), nickel (Ni), aluminum (Al), tantalum (Ta), titanium (Ti), or any combination thereof.

In FIG. 4B, a plurality of gate spacers 250 are formed over the substrate 210 and along the sides of the gate stacks 242, 244, 246, and 248. For clarity, the gate spacers 250 are illustrated in FIG. 4B and are omitted in FIG. 4A. In some embodiments, the gate spacers 250 may include silicon oxide, silicon nitride, silicon oxy-nitride, or other suitable material. The gate spacers 250 may include a single layer or multilayer structure. A blanket layer of the gate spacers 250 may be formed by CVD, PVD, ALD, or other suitable technique. Then, an anisotropic etching is performed on the blanket layer to form a pair of the gate spacers 250 on two sides of the gate stacks 222 a, 222 b, 224, 226 a, 226 b, and 228. In some embodiments, the gate spacers 250 are used to offset subsequently formed doped regions, such as source/drain regions. The gate spacers 250 may further be used for designing or modifying the source/drain region (junction) profile.

A plurality of dielectric fin sidewall structures 262 and 263 are formed on opposite sidewalls of the semiconductor fins 222 a and 226 a, and a plurality of dielectric fin sidewall structures 264 and 265 are formed on opposite sidewalls of the semiconductor fins 222 b and 226 b. Moreover, a plurality of dielectric fin sidewall structures 266 are formed on opposite sidewalls of the semiconductor fins 224 and 228. The dielectric fin sidewall structures 262 and 263 are formed along the semiconductor fins 222 a and 226 a, the dielectric fin sidewall structures 264 and 265 are formed along the semiconductor fins 222 b and 226 b, and the dielectric fin sidewall structures 266 are formed along the semiconductor fins 224 and 228. In greater detail, in the single SRAM cell 200 a (or 200 b or 200 c or 200 d), the dielectric fin sidewall structures 262 and 264 are formed between the semiconductor fins 222 a and 222 b (or 226 a and 226 b), the semiconductor fin 222 a (or 226 a) is formed between the dielectric fin sidewall structures 262 and 263, and the semiconductor fin 222 b (or 226 b) is formed between the dielectric fin sidewall structures 264 and 265. Moreover, in FIG. 4B, the dielectric fin sidewall structure 263 is disposed between the semiconductor fins 222 a and 224 (or 226 a and 228). Therefore, the dielectric fin sidewall structures 262 and 264 can be referred as inner dielectric fin sidewall structures, and the dielectric fin sidewall structures 263 and 265 can be referred as outer dielectric fin sidewall structures.

For forming the dielectric fin sidewall structures 262, 263, 264, 265, and 266, in some embodiments, a deposition gas is provided on the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 to form a dielectric layer (not shown) thereon. In some embodiments, the deposition is done in-situ in an etch chamber using a plasma enhanced chemical vapor deposition (CVD) process, which deposits the dielectric layer to cover the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. The deposition process may apply some ion bombardment energy to allow for selectivity of such deposition. Since the deposition gas is flowable, and the first distance D1 between the semiconductor fins 222 a and 222 b (or 226 a and 226 b) is shorter than the second distance D2 between the semiconductor fins 222 a and 224 (or 226 a and 228), the amount of dielectric material deposited between the semiconductor fins 222 a and 224 (or 226 a and 228) is greater than the amount of the dielectric material deposited between the semiconductor fins 222 a and 222 b (or 226 a and 226 b). In other words, more dielectric material is deposited on one of the sidewalls of the semiconductor fin 222 a (222 b, 226 a, and/or 226 b) than on another of the sidewalls of the first semiconductor fin 222 a (222 b, 226 a, and/or 226 b). Hence, the formed dielectric layer is thicker between the semiconductor fins 222 a and 224 (or 226 a and 228) than between the semiconductor fins 222 a and 222 b (or 226 a and 226 b). Subsequently, the dielectric layer is etched back to form the dielectric fin sidewall structures 262, 263, 264, 265, and 266. In some embodiments, the deposition gas may be, but are not limited to, a combination of a first gas precursor and a second gas precursor. The first gas precursor includes a compound containing silicon atoms (e.g., SiH₄, SiH₃, SiCl₂H₂), and the second gas precursor includes a compound containing nitrogen atoms (e.g., NH₃, N₂₀). For example, SiCl₂H₂ gas is reacted with NH₃ to form a silicon nitride deposition layer. The silicon nitride deposition layer is then etched by using etching gas such as HBr, Cl₂, CH₄, CHF₃, CH₂F₂, CF₄, Ar, H₂, N₂, O₂, or combinations thereof.

FIG. 4C is a cross-sectional view taken along line C-C of FIG. 4A. In FIG. 4C, the dielectric fin sidewall structure 262 has a height H1, and the dielectric fin sidewall structure 263 has a height H2 greater than the height H1. Furthermore, a portion of the semiconductor fin 222 a protruding from the isolation structures 230 has a height H3 greater than the heights H1 and H2. Also, the dielectric fin sidewall structure 264 has a height H4, and the dielectric fin sidewall structure 265 has a height H5 greater than the height H4. Furthermore, a portion of the semiconductor fin 222 b protruding from the isolation structures 230 has a height H6 greater than the heights H4 and H5. Moreover, the dielectric fin sidewall structures 266 may have substantially the same or different heights. In some embodiments, one of the dielectric fin sidewall structures 266 has a height H7. A portion of the semiconductor fin 224 protruding from the isolation structures 230 has a height H8 greater than the height H7. In some embodiments, the heights H1, H2, H3, and H4 can be in a range from about 10 nm to about 25 nm, and the claimed scope is not limited in this respect. The heights H1, H2, H3, and H4 can be tuned, for example, by etching, to adjust the profile of the epitaxy structures 272 a, 272 b, and 276 (see FIGS. 6A and 6B) formed thereon.

In FIG. 4A, the semiconductor fins 222 a and 222 b and the gate stack 242 form a pull-down transistor PD-1, and the semiconductor fin 224 and the gate stack 242 form a pull-up transistor PU-1. In other words, the pull-down transistor PD-1 and the pull-up transistor PU-1 share the gate stack 242. The semiconductor fins 226 a and 226 b and the gate stack 244 form another pull-down transistor PD-2, and the semiconductor fins 228 and the gate stack 244 form another pull-up transistor PU-2. In other words, the pull-down transistor PD-2 and the pull-up transistor PU-2 share the gate stack 244. Moreover, the semiconductor fins 222 a and 222 b and the gate stack 246 form a pass-gate transistor PG-1. In other words, the pull-down transistor PD-1 and the pass-gate transistor PG-1 share the semiconductor fins 222 a and 222 b. The semiconductor fins 226 a and 226 b and the gate stack 248 form another pass-gate transistor PG-2. In other words, the pull-down transistor PD-2 and the pass-gate transistor PG-2 share the semiconductor fins 226 a and 226 b. Therefore, the SRAM cell 200 a is a six-transistor (6T) SRAM. One of ordinary skill in the art, however, should understand that features of the various embodiments described herein may be used for forming other types of devices, such as an 8T-SRAM device or other integrated circuits.

In FIG. 4A, when the SRAM cells 200 a-200 d are arranged together to form an array (an SRAM device herein), the cell layouts may be flipped or rotated to enable higher packing densities. Often by flipping the cell over a cell boundary or axis and placing the flipped cell adjacent the original cell, common nodes and connections can be combined to increase packing density. For example, the SRAM cells 200 a˜200 d are mirror images and in rotated images of each other. Specifically, the SRAM cells 200 a and 200 b are mirror images across a Y-axis, as is SRAM cells 200 c and 200 d. The SRAM cells 200 a and 200 c are mirror images across an X-axis, as is SRAM cells 200 b and 200 d. Further, the diagonal SRAM cells (the SRAM cells 200 a and 200 d; the SRAM cells 200 b and 200 c) are rotated images of each other at 180 degrees.

Reference is made to FIGS. 5A and 5B. A portion of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 exposed both by the gate stacks 242, 244, 246, and 248 and the gate spacers 250 are partially removed (or partially recessed) to form recesses R in the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. In FIGS. 5A and 5B, the recess R is formed with the dielectric fin sidewall structures 262 and 263 (or 264 and 265, or 266) as its upper portion. In some embodiments, sidewalls of the recesses R are substantially and vertical parallel to each other. In some other embodiments, the recesses R are formed with a non-vertical parallel profile.

In FIG. 5B, the semiconductor fin 222 a includes at least one channel portion 223 ac and at least one recessed portion 223 ar. The gate stack 242 covers the channel portion 223 ac, and the recess R is formed on the recessed portion 223 ar. The semiconductor fin 222 b includes at least one channel portion 223 bc and at least one recessed portion 223 br. The gate stack 242 covers the channel portion 223 bc, and the recess R is formed on the recessed portion 223 br. The semiconductor fin 224 includes at least one channel portion 225 c and at least one recessed portion 225 r. The gate stack 242 covers the channel portion 225 c, and the recess R is formed on the recessed portion 225 r. Also, the semiconductor fins 226 a, 226 b, 228 individually include at least one channel portion and at least one recessed portion (not shown). Since the channel portions and the recessed portions of the semiconductor fins 226 a, 226 b, 228 have similar configurations to the channel portions 223 ac, 223 bc, 225 c and the recessed portions 223 ar, 223 br, 225 r, and therefore, a description in this regard will not be repeated hereinafter.

The recessing process may include dry etching process, wet etching process, and/or combination thereof. The recessing process may also include a selective wet etch or a selective dry etch. A wet etching solution includes a tetramethylammonium hydroxide (TMAH), a HF/HNO₃/CH₃COOH solution, or other suitable solution. The dry and wet etching processes have etching parameters that can be tuned, such as etchants used, etching temperature, etching solution concentration, etching pressure, source power, RF bias voltage, RF bias power, etchant flow rate, and other suitable parameters. For example, a wet etching solution may include NH₄OH, KOH (potassium hydroxide), HF (hydrofluoric acid), TMAH (tetramethylammonium hydroxide), other suitable wet etching solutions, or combinations thereof. Dry etching processes include a biased plasma etching process that uses a chlorine-based chemistry. Other dry etchant gasses include CF₄, NF₃, SF₆, and He. Dry etching may also be performed anisotropically using such mechanisms as DRIE (deep reactive-ion etching).

Reference is made to FIGS. 6A and 6B. A plurality of epitaxy structures 272 a are respectively formed in the recesses R of the semiconductor fins 222 a and 226 a (see FIG. 4A), a plurality of epitaxy structures 272 b are respectively formed in the recesses R of the semiconductor fins 222 b and 226 b (see FIG. 4A), and a plurality of epitaxy structures 276 are respectively formed in the recesses R of the semiconductor fins 224 and 228 (see FIG. 4A). The epitaxy structures 272 a, 272 b, and 276 protrude from the recesses R. The epitaxy structures 272 a, 272 b, and 276 may be formed using one or more epitaxy or epitaxial (epi) processes, such that Si features, SiGe features, and/or other suitable features can be formed in a crystalline state on the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228. In some embodiments, lattice constants of the epitaxy structures 272 a, 272 b, and 276 are different from lattice constants of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228, and the epitaxy structures 272 a, 272 b, and 276 are strained or stressed to enable carrier mobility of the semiconductor device and enhance the device performance. The epitaxy structures 272 a, 272 b, and 276 may include semiconductor material such as germanium (Ge) or silicon (Si); or compound semiconductor materials, such as gallium arsenide (GaAs), aluminum gallium arsenide (AlGaAs); or semiconductor alloy, such as silicon germanium (SiGe), gallium arsenide phosphide (GaAsP). The epitaxy structures 272 a, 272 b, and 276 have suitable crystallographic orientation (e.g., a (100), (110), or (111) crystallographic orientation).

In some embodiments, the epitaxy structures 272 a and 272 b are n-type epitaxy structures, and the epitaxy structures 276 are p-type epitaxy structures. The epitaxy structures 272 a, 272 b and 276 can be formed in different epitaxy processes. The epitaxy structures 272 a and 272 b may include SiP, SiC, SiPC, Si, III-V compound semiconductor materials or combinations thereof, and the epitaxy structures 276 may include SiGe, SiGeC, Ge, Si, III-V compound semiconductor materials, or combinations thereof. During the formation of the epitaxy structures 272 a and 272 b, n-type impurities such as phosphorous or arsenic may be doped with the proceeding of the epitaxy. For example, when the epitaxy structure 272 a and 272 b include SiC or Si, n-type impurities are doped. Moreover, during the formation of the epitaxy structures 276, p-type impurities such as boron or BF₂ may be doped with the proceeding of the epitaxy. For example, when the epitaxy structure 276 includes SiGe, p-type impurities are doped. The epitaxy processes include CVD deposition techniques (e.g., vapor-phase epitaxy (VPE) and/or ultra-high vacuum CVD (UHV-CVD)), molecular beam epitaxy, and/or other suitable processes. The epitaxy process may use gaseous and/or liquid precursors, which interact with the composition of the semiconductor fins 222 a, 222 b, 224, 226 a, 226 b, and 228 (e.g., silicon). Thus, a strained channel can be achieved to increase carrier mobility and enhance device performance. The epitaxy structures 272 a, 272 b, and 276 may be in-situ doped. If the epitaxy structures 272 a, 272 b, and 276 are not in-situ doped, a second implantation process (i.e., a junction implant process) is performed to dope the epitaxy structures 272 a, 272 b, and 276. One or more annealing processes may be performed to activate the epitaxy structures 272 a, 272 b, and 276. The annealing processes include rapid thermal annealing (RTA) and/or laser annealing processes.

FIG. 6C is a cross-sectional view taken along line C-C of FIG. 6A. The epitaxy structure 276 has a top portion 277 a and a body portion 277 b disposed between the top portion 277 a and the substrate 210. The top portion 277 a has a width W1, and the body portion 277 b has a width W2 shorter than the width W1. Furthermore, one of the semiconductor fins 224 and 228 has a width W3, and the widths W2 and W3 are substantially the same, and the claimed scope is not limited in this respect. The dielectric fin sidewall structures 266 are disposed on opposite sidewalls of the body portions 277 b of the epitaxy structure 276, and the top portions 277 a of the epitaxy structure 276 is disposed on the dielectric fin sidewall structures 266. In some embodiments, the top portions 277 a of the epitaxy structure 276 has facet surfaces presented above the dielectric fin sidewall structures 266.

Moreover, the epitaxy structure 272 a has a top portion 273 a and a body portion 273 b disposed between the top portion 273 a and the substrate 210. The top portion 273 a has a width W1′, and the body portion 273 b has a width W2′ shorter than the width W1′. Furthermore, one of the semiconductor fins 222 a and 226 a has a width W3′, and the widths W2′ and W3′ are substantially the same, and the claimed scope is not limited in this respect. The dielectric fin sidewall structures 262 and 263 are disposed on opposite sidewalls of the body portions 273 b of the epitaxy structure 272 a, and the top portions 273 a of the epitaxy structure 272 a is disposed on the dielectric fin sidewall structures 262 and 263. In some embodiments, the top portions 273 a of the epitaxy structure 272 a has a round surface presented above the dielectric fin sidewall structures 262 and 263.

In addition, the epitaxy structure 272 b has a top portion 274 a and a body portion 274 b disposed between the top portion 274 a and the substrate 210. The top portion 274 a has a width W1″, and the body portion 274 b has a width W2″ shorter than the width W1″. Furthermore, one of the semiconductor fins 222 b and 226 b has a width W3″, and the widths W2″ and W3″ are substantially the same, and the claimed scope is not limited in this respect. The dielectric fin sidewall structures 264 and 265 are disposed on opposite sidewalls of the body portions 274 b of the epitaxy structure 272 b, and the top portions 274 a of the epitaxy structure 272 b is disposed on the dielectric fin sidewall structures 264 and 265. In some embodiments, the top portions 274 a of the epitaxy structure 272 b has a round surface presented above the dielectric fin sidewall structures 264 and 265.

In FIG. 6C, the epitaxy structures 272 a and 272 b are physically connected (or merged together), and the epitaxy structure 276 is separated (or isolated) from the epitaxy structures 272 a and 272 b. In greater detail, the epitaxy structures 272 a extends toward the epitaxy structures 272 b further than toward the epitaxy structures 276. In other words, a portion of the epitaxy structure 272 a located between the semiconductor fins 222 a and 222 b has a width W4, another portion of the epitaxy structure 272 a located between the semiconductor fins 222 a and 224 has a width W5, and the width W4 is greater than the width W5. Hence, the epitaxy structure 272 a is formed off-center, and the lateral space between the epitaxy structures 272 a and 276 is increased. Similarly, the epitaxy structures 272 b extends toward the epitaxy structures 272 a further than toward the adjacent SRAM cell 200 b (see FIG. 6A). In other words, a portion of the epitaxy structure 272 b located between the semiconductor fins 222 a and 222 b has a width W6, another portion of the epitaxy structure 272 b located above the isolation structure 230′ has a width W7, and the width W6 is greater than the width W7. Hence, the epitaxy structures 272 b is formed off-center. Therefore, the epitaxy structures 272 a and 272 b can be physically connected. In some embodiments, the widths W4 and W6 can be greater than about 10 nm, and the widths W5 and W7 can be in a range from about 5 nm to about 15 nm, and the claimed scope is not limited in this respect.

In FIG. 6A, the semiconductor fins 222 a, 222 b (see FIG. 4A), the epitaxy structures 272 a and 272 b formed thereon, the dielectric fin sidewall structures 262, 263, 264, and 265 (see FIG. 4A) formed on opposite sidewalls of the epitaxy structures 272 a and 272 b, and the gate stack 242 form the pull-down transistor PD-1. The semiconductor fin 224 (see FIG. 4A), the epitaxy structure 276 formed thereon, the dielectric fin sidewall structures 266 (see FIG. 4A) formed on opposite sidewalls of the epitaxy structure 276, and the gate stack 242 form the pull-up transistor PU-1. The semiconductor fins 226 a, 226 b (see FIG. 4A), the epitaxy structures 272 a and 272 b formed thereon, the dielectric fin sidewall structures 262, 263, 264, and 265 formed on opposite sidewalls of the epitaxy structures 272 a and 272 b, and the gate stack 244 form the pull-down transistor PD-2. The semiconductor fin 228 (see FIG. 4A), the epitaxy structure 276 formed thereon, the dielectric fin sidewall structures 266 formed on opposite sidewalls of the epitaxy structure 276, and the gate stack 244 form the pull-up transistor PU-2. The semiconductor fins 222 a, 222 b, the epitaxy structures 272 a and 272 b formed thereon, the dielectric fin sidewall structures 262, 263, 264, and 265 formed on opposite sidewalls of the epitaxy structure 272 a and 272 b, and the gate stack 246 form the pass-gate transistor PG-1. The semiconductor fins 226 a and 226 b (see FIG. 4A), the epitaxy structures 272 a and 272 b formed thereon, the dielectric fin sidewall structures 262, 263, 264, and 265 formed on opposite sidewalls of the epitaxy structures 272 a and 272 b, and the gate stack 248 form the pass-gate transistor PG-2. Therefore, the SRAM cell 200 a is a six-transistor (6T) SRAM. One of ordinary skill in the art, however, should understand that features of the various embodiments described herein may be used for forming other types of devices, such as an 8T-SRAM device.

FIG. 7 is a graph representing the relationships of (lateral) widths of an epitaxy structure vs. heights of a dielectric fin sidewall structure. The vertical axis of the graph shows the height of the dielectric fin sidewall structure, and the horizontal axis shows the (lateral) width (e.g. the width W1, W1′, or W2′ of FIG. 6C) of the epitaxy structure. In FIG. 7, the width of the semiconductor fin was about 6 nm, the height of the semiconductor fin was about 50 nm, and the height of the isolation structure was about 10 nm.

According to aforementioned embodiments, since the dielectric fin sidewall structures are disposed on opposite sidewalls of the semiconductor fins, the formation of the epitaxy structures can be tuned by the dielectric fin sidewall structures. In greater detail, the epitaxy growth of the epitaxy structures extends both vertically and laterally. The dielectric fin sidewall structures can adjust the vertical and lateral epitaxy growths of the epitaxy structures, such that the epitaxy structures can be separated from each other or merged together depending on the configuration of the dielectric fin sidewall structures. In greater detail, the heights of the dielectric fin sidewall structures on opposite sidewalls of the same semiconductor fin are different, such that the epitaxy structure formed thereon can be off center. Hence, the adjacent epitaxy structures can be physically connected or separated farther.

According to some embodiments, an integrated circuit includes first and second semiconductor fins, first and second epitaxy structures, and first and second dielectric fin sidewall structures. The first and second epitaxy structures are respectively on the first and second semiconductor fins. The first epitaxy structure and the second epitaxy structure are merged together. The first and second dielectric fin sidewall structures are respectively on opposite first and second sidewalls of the first epitaxy structure. The first sidewall of the first epitaxy structure faces the second epitaxy structure. The first dielectric fin sidewall structure is shorter than the second dielectric fin sidewall structure.

In some embodiments, the integrated circuit further includes third and fourth dielectric fin sidewall structures respectively on opposite first and second sidewalls of the second epitaxy structure.

In some embodiments, the first sidewall of the second epitaxy structure faces the first epitaxy structure, and the third dielectric fin sidewall structure is shorter than the fourth dielectric fin sidewall structure.

In some embodiments, the integrated circuit further includes a gate stack covering a channel portion of the first semiconductor fin, wherein a top of the second dielectric fin sidewall structure is lower than a top surface of the channel portion of the first semiconductor fin.

In some embodiments, the integrated circuit further includes a third semiconductor fin and a third epitaxy structure. The first semiconductor fin is between the second semiconductor fin and the third semiconductor fin. The third epitaxy structure is on the third semiconductor fin, and the third epitaxy structure is separated from the first epitaxy structure.

In some embodiments, the integrated circuit further includes third and fourth dielectric fin sidewall structures respectively on opposite sidewalls of the third epitaxy structure. The third and fourth dielectric fin sidewall structures have substantially the same height.

In some embodiments, the third epitaxy structure has a facet surface.

In some embodiments, the first and second epitaxy structures have a curved surface.

According to some embodiments, an integrated circuit includes an integrated circuit includes first, second, and third semiconductor fins, first and second epitaxy structures, first and second dielectric fin sidewall structures, and third and fourth dielectric fin sidewall structures. The first semiconductor fin is between the second semiconductor fin and the third semiconductor fin, and a first distance between the first semiconductor fin and the second semiconductor fin is shorter than a second distance between the first semiconductor fin and the third semiconductor fin. The first and second epitaxy structures are respectively on the first and the second semiconductor fins. The first and second dielectric fin sidewall structures are on opposite sidewalls of the first epitaxy structure, and the first dielectric fin sidewall structure is between the first semiconductor fin and the second semiconductor fin and has a top lower than that of the second dielectric fin sidewall structure.

In some embodiments, the integrated circuit further includes third and fourth dielectric fin sidewall structures on opposite sidewalls of the second epitaxy structure. The third dielectric fin sidewall structure is between the first epitaxy structure and the second epitaxy structure and has a top lower than a top of the fourth dielectric fin sidewall structure.

In some embodiments, the integrated circuit further includes a third epitaxy structure on the third semiconductor fin, and the third epitaxy structure is separated from the first and second epitaxy structures.

In some embodiments, the first epitaxy structure laterally extends toward the second epitaxy structure further than toward the third epitaxy structure.

In some embodiments, the first epitaxy structure is on a first portion of the first semiconductor fin, and the top of the second dielectric fin sidewall structure is lower than a top of a second portion of the first semiconductor fin.

In some embodiments, a top of the first portion of the first semiconductor fin is lower than the top of the second portion of the first semiconductor fin.

In some embodiments, the integrated circuit further includes at least one isolation structure adjacent to the first semiconductor fin. The first and second dielectric fin sidewall structures are over the isolation structure.

In some embodiments, the first epitaxy structure includes a body portion and a top portion. The body portion is between the first and second dielectric fin sidewall structures. The top portion is on the body portion. The top portion has a first width, and the body portion has a second width shorter than the first width.

In some embodiments, the first and second dielectric fin sidewall structures are in contact with the top portion.

In some embodiments, the method further includes forming third and fourth dielectric fin sidewall structures on opposite sidewalls of the second semiconductor fin. The third dielectric fin sidewall structure is higher than the fourth dielectric fin sidewall structure, and the fourth dielectric fin sidewall structure is between the first and second semiconductor fins.

In some embodiments, the method further includes forming a second epitaxy structure on the second semiconductor fin, such that the first and second epitaxy structures are merged.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. An integrated circuit comprising: first and second semiconductor fins; first and second epitaxy structures respectively on the first and second semiconductor fins, wherein the first epitaxy structure and the second epitaxy structure are merged together; and first and second dielectric fin sidewall structures respectively on opposite first and second sidewalls of the first epitaxy structure, wherein the first sidewall of the first epitaxy structure faces the second epitaxy structure, and the first dielectric fin sidewall structure is shorter than the second dielectric fin sidewall structure.
 2. The integrated circuit of claim 1, further comprising: third and fourth dielectric fin sidewall structures respectively on opposite first and second sidewalls of the second epitaxy structure.
 3. The integrated circuit of claim 2, wherein the first sidewall of the second epitaxy structure faces the first epitaxy structure, and the third dielectric fin sidewall structure is shorter than the fourth dielectric fin sidewall structure.
 4. The integrated circuit of claim 1, further comprising: a gate stack covering a channel portion of the first semiconductor fin, wherein a top of the second dielectric fin sidewall structure is lower than a top surface of the channel portion of the first semiconductor fin.
 5. The integrated circuit of claim 1, further comprising: a third semiconductor fin, wherein the first semiconductor fin is between the second semiconductor fin and the third semiconductor fin; and a third epitaxy structure on the third semiconductor fin, the third epitaxy structure being separated from the first epitaxy structure.
 6. The integrated circuit of claim 5, further comprising: third and fourth dielectric fin sidewall structures respectively on opposite sidewalls of the third epitaxy structure, wherein the third and fourth dielectric fin sidewall structures have substantially the same height.
 7. The integrated circuit of claim 5, wherein the third epitaxy structure has a facet surface.
 8. The integrated circuit of claim 1, wherein the first and second epitaxy structures have a curved surface.
 9. An integrated circuit comprising: first, second, and third semiconductor fins, wherein the first semiconductor fin is between the second semiconductor fin and the third semiconductor fin, and a first distance between the first semiconductor fin and the second semiconductor fin is shorter than a second distance between the first semiconductor fin and the third semiconductor fin; first and second epitaxy structures respectively on the first and the second semiconductor fins; and first and second dielectric fin sidewall structures on opposite sidewalls of the first epitaxy structure, wherein the first dielectric fin sidewall structure is between the first epitaxy structure and the second epitaxy structure and has a top lower than a top of the second dielectric fin sidewall structure.
 10. The integrated circuit of claim 9, further comprising: third and fourth dielectric fin sidewall structures on opposite sidewalls of the second epitaxy structure, wherein the third dielectric fin sidewall structure is between the first epitaxy structure and the second epitaxy structure and has a top lower than a top of the fourth dielectric fin sidewall structure.
 11. The integrated circuit of claim 9, further comprising: a third epitaxy structure on the third semiconductor fin, the third epitaxy structure being separated from the first and second epitaxy structures.
 12. The integrated circuit of claim 11, wherein the first epitaxy structure laterally extends toward the second epitaxy structure further than toward the third epitaxy structure.
 13. The integrated circuit of claim 9, wherein the first epitaxy structure is on a first portion of the first semiconductor fin, and the top of the second dielectric fin sidewall structure is lower than a top of a second portion of the first semiconductor fin.
 14. The integrated circuit of claim 13, wherein a top of the first portion of the first semiconductor fin is lower than the top of the second portion of the first semiconductor fin.
 15. The integrated circuit of claim 9, further comprising: at least one isolation structure adjacent to the first semiconductor fin, wherein the first and second dielectric fin sidewall structures are over the isolation structure.
 16. The integrated circuit of claim 9, wherein the first epitaxy structure comprises: a body portion between the first and second dielectric fin sidewall structures; and a top portion on the body portion, wherein the top portion has a first width, and the body portion has a second width shorter than the first width.
 17. The integrated circuit of claim 16, wherein the first and second dielectric fin sidewall structures are in contact with the top portion.
 18. An integrated circuit comprising: a pull-down transistor including: first and second semiconductor fins; and first and second epitaxy structures respectively on the first and second semiconductor fins; and a pull-up transistor including: a semiconductor fin; and an epitaxy structure on the semiconductor fin, wherein a portion of the first epitaxy structure between the first and second semiconductor fins of the pull-down transistor has a width greater than a width of a portion of the first epitaxy structure between the semiconductor fin of the pull-up transistor and the first semiconductor fin of the pull-down transistor.
 19. The integrated circuit of claim 18, further comprising: a first isolation structure around the semiconductor fin and the epitaxy structure of the pull-up transistor.
 20. The integrated circuit of claim 19, further comprising: a second isolation structure around the first and second semiconductor fins and the first and second epitaxy structures of the pull-down transistor. 